

COPY OF PAPERS
ORIGINALLY FILED

2131

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No. 230074-0223

Applicant: HUYNH, et al.

Title: PACKET PROCESSOR

Appl. No.: 09/503,282

Filing Date: 02/14/00

Examiner: H. Song

Art Unit: 2131

RECEIVED

AUG 05 2002

Technology Center 2100

CERTIFICATE OF MAILING

Commissioner for Patents
Box Non-Fee Amendment
Washington, D.C. 20231

Sir:

I hereby certify that the following paper(s) and/or fee along with any attachments referred to or identified as being attached or enclosed are being deposited with the United States Postal Service as First Class Mail under 37 C.F.R. § 1.8(a) on the date of deposit shown below with sufficient postage and in an envelope addressed to Commissioner for Patents, Box Non-Fee Amendment, Washington D.C. 20231.


1. Amendment and Request For Reconsideration Under 37 C.F.R. § 1.111.
2. Marked Up Copy of Amendment and Request For Reconsideration Under 37 C.F.R. § 1.111.
3. Return receipt postcard.

Respectfully submitted,

Jack L. Kirk

July 8, 2002
Date

FOLEY & LARDNER
2029 Century Park East, Suite 3500
Los Angeles, CA 90067-3021
Telephone: (310) 277-2223
Facsimile: (310) 857-8475



COPY OF PAPERS
ORIGINALLY FILED

9/B

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No. 230074-0223

In re patent application of

HUYNH, ET AL.

Group Art Unit: 2131

Serial No. 09/503,282

Examiner: H. Song

RECEIVED

Filed: February 14, 2000

AUG 05 2002

For: PACKET PROCESSOR

Technology Center 2100

AMENDMENT AND REQUEST FOR RECONSIDERATION
UNDER 37 C.F.R. § 1.111

Commissioner for Patents
Washington, D.C. 20231

Commissioner:

In reply to the Office Action mailed April 9, 2002, please amend the
above-identified application as follows:

IN THE CLAIMS

Claim 2 is amended as follows:

2. (Amended) A packet processor as recited in claim 1, wherein said
data input bus of the control unit is coupled to a processor bus, and
wherein each of said encryption and authentication processing units
comprises a data input bus coupled to the processor bus.